Browsing 2019 by Subject "area reduction"

Sort by: Order: Results:

  • PLETEA, Ionica-Marcela; SONTEA, Victor; ALECSANDRESCU, Iolanda (Tehnica UTM, 2019)
    In this article we have implemented and optimized Clock Tree in a design placed 3D and we have analyzed the results and the impact of reducing wire length on the area, power and timing of the built clock tree. Due to ...

Search DSpace


Browse

My Account