

Parallel encoding-decoding of matroid error-correcting codes

D. G. Bodyan, G. C. Bodyan

<https://doi.org/10.1109/CRMICO.2008.4676426>

Abstract

The algorithm of parallel encoding and decoding of the maximum distance separable matroid codes is proposed. The parity-check matrices with specific structures are applied for synthesis majority-logic circuits of locating and correcting errors. The parameterized VHDL-entities for implementation of the encoder and decoder are designed.

Keywords: matroid codes, parity-check matrices, encoders, decoders

References

1. Russian source
2. Petra N., Caro D., Strollo A. G. M. A Novel Architecture for Galois Fields GF(2) Multipliers Based on Mastrovito Scheme. IEEE Trans. Comps, 2007, 11, p. 1470-1483.