

Time Delay Evaluation in Printed Circuit Boards based on Timed Hard Petri Nets

Sudacevschi Viorica, Ababii Victor
Informatics and Systems Engineering Department
Technical University of Moldova
Chisinau, Republic of Moldova
Viorica.sudacevschi@calc.utm.md,
Victor.ababii@calc.utm.md
Calugari Dmitri, Bordian Dimitrie
“Computer Science, Electronics and Communications”
Doctoral School
Technical University of Moldova
Chisinau, Republic of Moldova
Dmitri.calugari@scec.utm.md,
Dimitrie.bordian@scec.utm.md

Annotation – This paper presents a synthesis method for delay time evaluation in the printed circuit boards based on Timed Hard Petri Nets. For the specification and modeling of the delay time evaluation system, Timed Synchronous Petri Nets (TSPN) are used. The transition to the hardware description of the system is achieved by translating the TSPN into Timed Hard Petri Net (HTPN). The implementation of the delay time evaluation system is done by direct mapping of the HTPN into the reconfigurable hardware architecture (FPGA).

Key words — printed circuit boards; Timed Hard Petri Nets; delay time; HDL; FPGA.

REFERENCES

- [1] S. Gebus, S. Lorillard & E. Juuso. Defect Localization on a PCB with Functional Testing. 44 p. Report A No 20, May 2002. ISBN 951-42-6731-1.
- [2] Ch. Lotz, P. Collins, D. Wiatrowski. “Fincntional Board Test – Coverage Analysis.” In European Board Test Workshop, Southampton (UK), May 24 & 26, 2006. (Accessed: http://www.aster-technologies.com/pub/enebtw06%20paper_1.2.pdf).
- [3] N. Paunovic, J. Kovacevic, I. Resetar “A Methodology for Testing Complex Professional Electronic Systems.” Serbian Journal of Electrical Engineering, Vol. 9, No. 1, February 2012, pp. 71-80. DOI:10.2298/SJEE1201071P.
- [4] V. Ababii, V. Sudacevschi, D. Calugari, „Synthesis of Parallel Data Acquisition System for Analysing of Multidimensional Signals.” In Sciences of Europe (Praha, Chech Republic), Vol 1, No 17(17), 2017, pp. 75-79, ISSN 3162-2364.
- [5] J.L. Peterson, “Petri Net Theory and the Modeling of Systems”, Prentice-Hall, 1981.
- [6] E. Guțuleac, C. Boșneaga, A. Railean, “VPNP-Software tool for modeling and performance evaluation using generalized stochastic Petri nets”, In: Proceedings of the 6-th International Conference on DAS- 2002, 23-25 May 2002, Suceava, România, pp. 243-248, ISBN 973- 98670-9-X.
- [7] A. Yakovlev, L. Gomes, L. Lovagno. ”Hardware Design and Petri Nets”, Springer-Science + Business Media, B.V., 330p., ISBN:978-1-4757-3143-9, DOI: 10.1007/978-1-4757-3143-9.
- [8] V. Sudacevschi, V. Ababii, M. Podubnii. “A Synthesis Method for Reconfigurable Embedded Processors.” In the 13th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS, Suceava, Romania, May 19-21, 2016, IEEE Catalog Number: CFP1665Y-DVD, pp. 184-188, ISBN: 978-1-5090-1992-2.
- [9] V. Sudacevschi, V. Ababii, E. Gutuleac, M. Podubnii. „Sinteză procesoarelor specializate în baza rețelelor Petri hardware funcțional interpretate.” In Meridian Ingineresc Nr. 3, 2015. pp.117-123, ISSN 1683-853X.
- [10] V. Sudacevschi, V. Ababii. „Modelling and Synthesizis of Real-Time Control Systems Bazed on Hardware Timed Petri Nets.” In Buletinul Institutului Politehnic Din Iași, Publicat de Universitatea Tehnică „Gheorghe Asachi” din Iași, Secția „Electrotehnica. Energetică. Electronica”, Tomul LIX (LXIII), Fasc. 4, 2013, pp. 161-172.
- [11] V. Sudacevschi, V. Ababii „Modelarea și implementarea sistemelor de control în baza RPH temporizate.” In Meridian Ingineresc Nr. 3, 2013. p. 32-36. ISSN 1683-853X.
- [12] <https://www.altera.com> (Accessed 15.08.2017).